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Abstract — This paper analyses the performance of a Genetic Algorithm using
two new concepts, namely a static ﬁtness function including a discontinuity measure
and a fractional-order dynamic ﬁtness function, for the synthesis of combinational
logic circuits. In both cases, experiments reveal superior results in terms of speed
and convergence to achieve a solution.
1 Introduction
In the last decade genetic algorithms (GAs) have been applied in the design of electronic
circuits, leading to a novel area of research called Evolutionary Electronics (EE) or Evolv-
able Hardware (EH) [1]. EE considers the concept for automatic design of electronic sys-
tems. Instead of using human conceived models, abstractions and techniques, EE employs
search algorithms to develop good designs [2].
One decade ago Sushil and Rawlins [3] applied GAs to the combinational circuit design
problem. They combined knowledge-based systems with the GA and deﬁned a genetic
operator called masked crossover. This scheme leads to other kinds of offspring that can
not be achieved by classical crossover operators.
John Koza [4] adopted genetic programming to design combinational circuits. His goal
was the design of functional circuits through AND, OR and NOT logic gates.
In the sequence of this work, Coello, Christiansen and Aguirre [5] presented a com-
puter program that automatically generates high-quality circuit designs. They use ﬁve
possible types of gates (AND, NOT, OR, XOR and WIRE) with the objective of ﬁnding a
functional design that minimizes the use of gates other than WIRE.
Miller, Thompson and Fogarty [6] applied evolutionary algorithms for the design of
arithmetic circuits. The technique was based on evolving the functionality and connec-
tivity of a rectangular array of logic cells, with a model of the resources available on the
Xilinx 6216 FPGA device.
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Kalganova, Miller and Lipnitskaya [7] proposed a new technique for designing multiple-
valued circuits. The EH is easily adapted to the distinct types of multiple-valued gates,
associated with operations corresponding to different types of algebra, and can include
other logical expressions. This approach is an extension of EH method for binary logic
circuits proposed in [6].
In order to solve complex systems, Torresen [8] proposed the method of increased
complexity evolution. The idea is to evolve a system gradually as a kind of divide-and-
conquer method. Evolution is ﬁrst undertaken individually on a large number of simple
cells. The evolved functions are the basic blocks adopted in further evolution or assembly
of a larger and more complex system.
More recently Hollingworth, Smith and Tyrrell [9] describe the ﬁrst attempts to evolve
circuits using the Virtex family of devices. They implemented a simple 2-bit adder, where
the inputs to the circuit are the two 2-bit numbers and the expected output is the sum of
the two input values.
A major bottleneck in the evolutionary design of electronic circuits is the problem of
scale. This refers to the very fast growth of the number of gates, used in the target cir-
cuit, as the number of inputs of the evolved logic function increases. This results in a
huge search space that is difﬁcult to explore even with evolutionary techniques. Another
related obstacle is the time required to calculate the ﬁtness value of a circuit [10]. A
possible method to solve this problem is to use building blocks either than simple gates.
Nevertheless, this technique leads to another difﬁculty, which is how to deﬁne building
blocks that are suitable for evolution.
Timothy Gordon [11] suggests an approach that allows evolution to search for good
inductive bases for solving large-scale complex problems. This scheme generates, inher-
ently, modular and iterative structures, that exist in many real-world circuit designs but,
at the same time, allows evolution to search innovative areas of space.
The idea of using memory to achieve better ﬁtness function performances was ﬁrst in-
troduced by Sano and Kita [12, 13]. Their goal was the optimization of systems with ran-
domly ﬂuctuating ﬁtness function and they developed a Genetic Algorithm with Memory-
based Fitness Evaluation (MFEGA). The key ideas of the MFEGA are based on storing
the sampled ﬁtness values into memory as a search history, introducing a simple stochas-
tic model of ﬁtness values to be able to estimate ﬁtness values of points of interest using
the history for selection operation of the GA.
Bearing these ideas in mind, and looking for better performance GAs, this paper pro-
poses a GA for the design of combinational logic circuits using fractional-order dynamic
ﬁtness functions.
The area of Fractional Calculus (FC) deals with the operators of integration and dif-
ferentiation to an arbitrary (including noninteger) order and is as old as the theory of
classical differential calculus [14, 15]. The theory of FC is a well-adapted tool to
the modelling of many physical phenomena, allowing the description to take into ac-
count some peculiarities that classical integer-order models simply neglect. Nevertheless,
the application of FC has been scarce until recently, but the advances on the theory of
chaos motivated a renewed interest in this ﬁeld. In the last two decades we can mention
research on viscoelasticity/damping, chaos/fractals, biology, signal processing, system
identiﬁcation, diffusion and wave propagation, electromagnetism and automatic control
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[16, 17, 18, 19, 20, 21, 22].
The article is organized as follows. Section 2 describes the adopted GA as well as the
fractional-order dynamic ﬁtness functions. Section 3 presents the simulation results and
ﬁnally, section 4 outlines the main conclusions and addresses perspectives towards future
developments.
2 The Adopted Genetic Algorithm
In this section we present the GA developed in the study, in terms of the circuit encoding
as a chromosome, the genetic operators and the static and dynamic ﬁtness functions.
2.1 Problem Deﬁnition
A GA strategy is adopted to design combinational logic circuits. The circuits are speciﬁed
by a truth table and the goal is to implement a functional circuit with the least possible
complexity. Two sets of logic gates have been deﬁned, as shown in Table 1, being Gset
a the simplest one (i.e., a RISC-like set) and Gset b a more complex gate set (i.e., a
CISC-like set).
Gate Set Logic gates
Gset a {AND,XOR,WIRE}
Gset b {AND,OR,XOR,NOT,WIRE}
Table 1: Gate sets
For each gate set the GA searches the solution space, based on a simulated evolution
aiming the survival of the ﬁttest strategy. In general, the best individuals of any population
tend to reproduce and survive, thus improving successive generations. However, inferior
individuals can, by chance, survive and also reproduce [2]. In our case, the individuals
are digital circuits, which can evolve until the solution is reached (in terms of functionality
and complexity).
2.2 Circuit encoding
In the GA scheme the each circuit is encoded as a rectangular matrix A (row × col-
umn = r × c) of logic cells as represented in ﬁgure 1.
Each cell is represented by three genes: <input1><input2><gate type>, where input1
and input2 are one of the circuit inputs, if the cell is in the ﬁrst column of the matrix, or,
one of the outputs of a previous cell, if the cell is not in the ﬁrst column of the matrix. The
gate type is one of the elements adopted in the gate set. The chromosome is formed by as
many triplets of this kind as the matrix size demands. For example, the chromosome that
represents a 3 × 3 matrix is depicted in ﬁgure 2.
2.3 The genetic operators
The initial population of circuits (strings) is generated at random. The search is then
carried out among this population. The three different operators used are reproduction,
crossover and mutation, as described in the sequel.
379
REIS, MACHADO, CUNHA
 














	
 	
	

Figure 1: A 3 × 3 matrix A representing a circuit with input X and output Y
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Figure 2: Chromosome for the 3 × 3 matrix of ﬁgure 1
Concerning the reproduction operator, the successive generations of new strings are
reproduced on the basis of their ﬁtness function. In this case, it is used a tournament
selection to select the strings from the old population, up to the new population.
For the crossover operator, the strings in the new population are grouped together into
pairs at random. Single point crossover is then performed among pairs. The crossover
point is only allowed between cells to maintain the chromosome integrity.
The mutation operator changes the characteristics of a given cell in the matrix. There-
fore, it modiﬁes the gate type and the two inputs, meaning that a completely new cell can
appear in the chromosome. Moreover, it is applied an elitist algorithm and, consequently,
the best solutions are always kept for the next generation.
To run the GA we have to deﬁne the number of individuals to create the initial popula-
tion P . This population is always the same size across the generations, until the solution
is reached.
The crossover rate CR represents the percentage of the population P that reproduces in
each generation. Likewise, the mutation rate MR is the percentage of the population P
that can mutate in each generation.
2.4 The Static and the Dynamic Fitness Functions
The initial population of circuits (strings) is generated at random. The search is then
carried out among this population. The three different operators used are reproduction,
crossover and mutation, as described in the sequel.
The goal of this study is to ﬁnd new ways of evaluating the individuals of the population
in order to achieve better performance GAs.
In this paper we propose two concepts for the ﬁtness functions, namely the static ﬁtness
function Fs and the dynamic ﬁtness functionFd.
The calculation of Fs in (1) is divided in two parts, f1 and f2, where f1 measures the
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functionality and the error discontinuity and f2measures the simplicity. In a ﬁrst phase,
we compare the output Y produced by the GA-generated circuit with the required values
YR, according to the truth table, on a bit-per-bit basis. By other words, f11 is incremented
by one for each correct bit of the output until f11 reaches the maximum value f10, that
occurs, when we have a functional circuit. After this, f11is decremented by δ for each
YR – Y error discontinuity, where discontinuity means passing from YR – Y = 0 to YR –
Y = 1 or vice-versa when comparing two consecutive levels of the truth table. Once the
circuit is functional, in a second phase, the GA tries to generate circuits with the least
number of gates. This means that the resulting circuit must have as much genes <gate
type> ≡ <wire> as possible. Therefore, the index f2, that measures the simplicity (the
number of null operations), is increased by one (zero) for each wire (gate) of the generated
circuit, yielding:
f10 = 2
ni × no (1a)
f11 = f11 + 1 if {bit i of Y} = {bit i of YR} , i = 1, ..., f10 (1b)
f1 = f11 − δ if errori = errori−1, i = 1, ..., f10 (1c)
f2 = f2 + 1 if gate type = wire (1d)
Fs =
{
f1, Fs < f10
f1 + f2, Fs ≥ f10 (1e)
where ni and no represent the number of inputs and outputs of the circuit.
The concept of dynamic ﬁtness function Fd results from an analogy with control sys-
tems where we have a variable to be controlled similarly with the GA case where we mas-
ter the population through the ﬁtness function. The simplest control system is the propor-
tional algorithm; nevertheless, there can be other control algorithms, like the differential
and the integral schemes. Therefore, applying the static ﬁtness function corresponds to
using a kind of proportional algorithm. If we want to implement a proportional-derivative
or a proportional-integrative evolution the ﬁtness function needs a scheme of the type:
Fd = Fs + K D
α [Fs] (2)
where t1 ≤ α ≤ 1 is the differential (integral) fractional-order for positive (negative)
values of α and K is the ‘gain’ of the dynamical term.
The generalization of the concept of derivative Dα[f(x)] to noninteger values of α goes
back to the beginning of the theory of differential calculus. In fact, Leibniz, in his cor-
respondence with Bernoulli, L’Hoˆpital and Wallis, had several notes about its calculation
for α = 1/2 [14, 15]. Nevertheless the adoption of the FC in control algorithms has been
recently studied using the frequency and discrete-time domains [16, 17, 18, 19].
The mathematical deﬁnition of a derivative of fractional order α has been the subject
of several different approaches. For example, (3) and (4), represent the Laplace (for zero
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initial conditions) and the Gru¨nwald-Letnikov deﬁnitions of the fractional derivative of
order α of the signal x(t):
Dα [x (t)] = L−1 {sα X (s)} (3)
Dα [x (t)] = lim
h→0
[
1
hα
∞∑
k=0
(−1)k Γ (α + 1)
Γ (k + 1)Γ (α− k + 1)x (t− kh)
]
(4)
where Γ is the gamma function and h is the time increment. This formulation [19]
inspired a discrete-time calculation algorithm, based on the approximation of the time
increment h through the sampling period T and a r-term truncated series yielding the
equation:
Dα [x (t)] ≈ 1
Tα
r∑
k=0
(−1)k Γ (α + 1)
k! Γ (α− k + 1)x (t− kT ) (5)
3 Experiments and Simulation Results
Reliable execution and analysis of a GA usually requires a large number of simulations
to provide a reasonable assurance that stochastic effects have been properly considered
[23]. Therefore, in this study are developed n = 1000 simulations for each case under
analysis.
The experiments consist on running the GA to generate a typical combinational logic
circuit, namely a 2-to-1 multiplexer (M2− 1) and a 4-bit parity checker (PC4), using the
ﬁtness schemes described previously.
Having a superior GA performance means achieving solutions with a smaller number
N of generations and a smaller standard deviation in order to reduce the stochastic nature
of the algorithm.
3.1 Using the static ﬁtness function
In this sub-section we analyze the GA improvement when adopting a static ﬁtness func-
tion including the discontinuity measure δ error.
Figures 3 and 4 show the average number of generations to achieve the solution AV(N)
and the corresponding standard deviation SD(N) versus the discontinuity factor δ = {0,
0.25, 0.5, 0.75, 1}, using Gset a and Gset b, for the M2− 1 and the PC4 circuits, respec-
tively.
The results reveal that, as it was expected from previous studies [24], the RISC-like set
Gset a presents better performance than the CISC-like gate set Gset b for all values of δ.
On the other hand, analysing the inﬂuence of δ we conclude that the GA response is best
when δ = 0.5 for the two circuits and for the two gate sets.
3.2 Experiments using dynamic ﬁtness function
In this sub-section we analyze the GA performance when we adopt a dynamic scheme for
the ﬁtness function.
The simulations investigate an integral scheme (α = {−1, −0.75, −0.5, −0.25, 0})
and a differential scheme (α = {0, 0.25, 0.5, 0.75, 1}) in Fd for gains 10−3 ≤ K ≤102.
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Figure 3: M2−1 average number of generations to achieve a solution AV(N) and standard
deviation SD(N) for δ = {0, 0.25, 0.5, 0.75, 1} with Gsets a and b
The implementation of the integral/differential fractional order operator adopts (5) with a
series truncation r = 50 terms.
Figures 5 to 8 show the average number of generations to achieve a solution AV(N)
and the standard deviation SD(N) for the integral and differential schemes, for the M2−1
and PC4 circuits, using Gset a and Gset b, respectively.
Tables 2 and 3 present the parameters (α,K) pair for each best solution obtained in
terms of average number of generations AV(N) and in terms of standard deviation SD(N),
respectively, for the integral and the differential schemes of Fd.
Circuit Gset a Gset b
M2− 1 (α,K) = (0.5, 0.01) (α,K) = (1, 0.1)(α,K) = (−0.5, 0.1) (α,K) = (−1, 0.1)
PC4
(α,K) = (0.5, 0.1) (α,K) = (0.75, 0.01)
(α,K) = (−0.5, 0.1) (α,K) = (−0.75, 0.01)
Table 2: The (α,K) parameters for each best solution obtained in terms of
AV (N)
In general we conclude that the Fd concept produces better results particularly for the
differential scheme. Moreover, once again, the RISC-like gate set is superior to the CISC-
like gate set and the best results are for fractional order α.
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Figure 4: PC4 average number of generations to achieve a solution AV(N) and standard
deviation SD(N) for δ = {0, 0.25, 0.5, 0.75, 1} with Gsets a and b
Circuit Gset a Gset b
M2− 1 (α,K) = (1, 10) (α,K) = (0, 10)(α,K) = (−0.5, 0.1) (α,K) = (0, 100)
PC4
(α,K) = (0.5, 0.1) (α,K) = (0.5, 0.1)
(α,K) = (-0.5, 0.1) (α,K) = (−0.5, 0.1)
Table 3: The (α,K) parameters for each best solution obtained in terms of
SD (N)
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Figure 5: M2−1 average number of generations to achieve a solution AV(N) and standard
deviation SD(N) for integral and differential control schemes with Gset a
4 Conclusions
This paper presented two techniques for improving the GA performance. In what con-
cerns to the classical static ﬁtness function we conclude that it is possible to get supe-
rior results by measuring the error discontinuity. On the other hand, the new concept
of fractional-order dynamic ﬁtness function of the GA, demonstrates to be an important
method that outperforms the traditional static ﬁtness function approach. In both cases,
the tuning of the ‘optimal’ parameters δ or (α,K) was established by trial and error.
Therefore, future research will address the problem of having a more systematic design
method.
These conclusions encourage further studies using not only proportional-differential
or proportional-integral control schemes but also proportional-integral-derivative control
schemes.
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Figure 8: PC4 average number of generations to achieve a solution AV(N) and standard
deviation SD(N) for integral and differential control schemes with Gset b
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